Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=80302
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2021770
[XFI] => 1050270
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
Following Daniel's lead, I uploaded TSMC's 2024 annual report to Google NotebookLM and created a 20-minute audio summary. The link is...
Yesterday at 4:08 AM
WOW, NotebookLM’s AI could evolve to generate video ads or news-style content from data, potentially disrupting cable news and...
Yesterday at 4:08 AM
N
Each metal line is a "track", not just M2 lines. Scotten likes to look at up to M2 since you go up to that level to make more complex...
Yesterday at 2:37 AM
Following Daniel's lead, I uploaded TSMC's 2024 annual report to Google NotebookLM and created a 20-minute audio summary. The link is...
Yesterday at 12:43 AM
X
One cool thing that stuck with is how ASML source engineers turned what they once considered a nuisance into a feature. This is what...
Thursday at 10:52 PM
X
The chart looks even wonkier with HP libs. Using the VLSI cover photo Intel's M0P on 18A HP is 36nm rather than 32nm (18A HP presumed...
Thursday at 10:47 PM
X
6-track cell height scaling trend shows an interesting comparison between TSMC and Intel. PowerVia gave opportunity to relax the track...
Thursday at 10:45 PM
F
Tracks are conventionally M2, but Intel uses M0 apparently, at least for Intel 3/4.
Thursday at 10:15 PM
New here, first post. I was looking for something on the current state of the CHIPS Act, but stumbled upon this thread.
As a former...
Thursday at 9:13 PM
S
The chart looks even wonkier with HP libs. Using the VLSI cover photo Intel's M0P on 18A HP is 36nm rather than 32nm (18A HP presumed...
Thursday at 8:59 PM
F
IBM’s “big iron” mainframes actually are cutting edge from a semiconductor perspective...
Thursday at 8:55 PM
F
Apr 28, 2025
ARMONK, N.Y., April 28, 2025 /PRNewswire/ -- Today IBM (NYSE: IBM) announced plans to invest $150 billion in America over...
Thursday at 8:53 PM
K
6-track cell height scaling trend shows an interesting comparison between TSMC and Intel. PowerVia gave opportunity to relax the track...
Thursday at 8:50 PM
S
I really believe the only reason that HNA-EUV is being discussed is because Gelsinger made a big deal out of it. If he hadn't tried to...
Thursday at 8:08 PM
S
I was joking. I'm an admin remember? I see all and know all, kind of like the Wizard of Oz. When did TSMC say their plan was to use...
Thursday at 8:08 PM
fansink reacted to hist78's post in the thread ChatGPT Version of the TSMC 2024 Annual Report with
Love.
Following Daniel's lead, I uploaded TSMC's 2024 annual report to Google NotebookLM and created a 20-minute audio summary. The link is...
hist78 replied to the thread ChatGPT Version of the TSMC 2024 Annual Report.Following Daniel's lead, I uploaded TSMC's 2024 annual report to Google NotebookLM and created a 20-minute audio summary. The link is...