Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=80282
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2021770
[XFI] => 1050270
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
N
For the previously mentioned reasons from my earlier reply about it, that would be my assumption. Could be wrong, though.
Fair enough...
Thursday at 7:08 PM
M
I really believe the only reason that HNA-EUV is being discussed is because Gelsinger made a big deal out of it. If he hadn't tried to...
Thursday at 6:51 PM
M
Short answer is yes, Intel's response to Nanoflex. You can mix high performance standard cells in with your standard or low power...
Thursday at 6:49 PM
F
The chart looks even wonkier with HP libs. Using the VLSI cover photo Intel's M0P on 18A HP is 36nm rather than 32nm (18A HP presumed...
Thursday at 6:48 PM
D
I think people are underestimating Lip-Bu Tan which I strongly advise against. He really is a wolf in sheep's clothing. The big...
Thursday at 6:41 PM
M
Edit: yeesh, you asked the same question. But I don’t think anyone has said?
—
Is this analogous to TSMC’s FinFlex offering?
Thursday at 6:41 PM
M
Do you understand what fallback means? It means retreat. It is not a good thing. It is not something people talk about willingly.
I do...
Thursday at 6:40 PM
N
I was joking. I'm an admin remember? I see all and know all, kind of like the Wizard of Oz. When did TSMC say their plan was to use...
Thursday at 6:37 PM
N
I really believe the only reason that HNA-EUV is being discussed is because Gelsinger made a big deal out of it. If he hadn't tried to...
Thursday at 6:36 PM
M
I attended the previous Intel Foundry event and spoke with Ann K and I remember her saying Intel could do 14A with or without HNA-EUV...
Thursday at 6:36 PM
N
The chart looks even wonkier with HP libs. Using the VLSI cover photo Intel's M0P on 18A HP is 36nm rather than 32nm (18A HP presumed...
Thursday at 6:35 PM
6-track cell height scaling trend shows an interesting comparison between TSMC and Intel. PowerVia gave opportunity to relax the track...
Thursday at 6:34 PM
M
The new AZ Intel fabs will accommodate HNA-EUV. I confirmed this with Intel. But I doubt HNA-EUV will be in true HVM anytime soon. EUV...
Thursday at 6:33 PM
I really believe the only reason that HNA-EUV is being discussed is because Gelsinger made a big deal out of it. If he hadn't tried to...
Thursday at 6:33 PM
M
I tell people that 'High NA is not going to win the war'.
For some reason, it was a huge PR effort for Intel with Social media pics on...
Thursday at 6:30 PM
Like.
I really believe the only reason that HNA-EUV is being discussed is because Gelsinger made a big deal out of it. If he hadn't tried to...
Daniel Nenni reacted to Fred Chen's post in the thread TSMC vs Intel track pitch scaling trend with