Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=80266
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2021770
[XFI] => 1050270
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
M
I think people are underestimating Lip-Bu Tan which I strongly advise against. He really is a wolf in sheep's clothing. The big...
Thursday at 6:23 PM
M
@Daniel Nenni
Intel has great future technologies. agreed. Some questions that I think are more relevant.
1) How many tapeouts of...
Thursday at 6:22 PM
F
I really believe the only reason that HNA-EUV is being discussed is because Gelsinger made a big deal out of it. If he hadn't tried to...
Thursday at 6:20 PM
A
I really believe the only reason that HNA-EUV is being discussed is because Gelsinger made a big deal out of it. If he hadn't tried to...
Thursday at 6:05 PM
C
In 2011, Intel had 4 times the revenue of TSMC.
In 2025, TSMC will have more than 2 times the revenue of Intel.
In 2025, Intel will...
Thursday at 5:47 PM
M
It was interesting seeing Lip-Bu (former Cadence CEO) with the CEO of Synopsys on the same stage, that was a first for me. Lip-BU is the...
Thursday at 5:44 PM
I was joking. I'm an admin remember? I see all and know all, kind of like the Wizard of Oz. When did TSMC say their plan was to use...
Thursday at 5:30 PM
F
So the oft-mentioned 40 steps is for the no High-NA contingency at 14A, then?
Thursday at 5:29 PM
F
I think I understand what you are trying to get at, but why present it in this way? None of these processes use 6 M0 tracks (other than...
Thursday at 5:22 PM
N
I think I understand what you are trying to get at, but why present it in this way? None of these processes use 6 M0 tracks (other than...
Thursday at 5:19 PM
F
I attended the previous Intel Foundry event and spoke with Ann K and I remember her saying Intel could do 14A with or without HNA-EUV...
Thursday at 5:15 PM
S
Short answer is yes, Intel's response to Nanoflex. You can mix high performance standard cells in with your standard or low power...
Thursday at 5:14 PM
S
Edit: yeesh, you asked the same question. But I don’t think anyone has said?
—
Is this analogous to TSMC’s FinFlex offering?
Thursday at 5:14 PM
S
My apologies, I thought you worked in marketing. I will let foundry customers know that their designs will be the same whether they use...
Thursday at 5:12 PM