Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=114313
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/EmailDomainReplace] => 1000010
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2031070
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
Intel will probably need fewer units, but the challenges of cost and throughput may not be any less—if not greater. For example...
Thursday at 9:49 AM
S
One other important consideration for high NA is stitching. I don't think Intel can skirt around it. The High-NA scanner's throughput...
Thursday at 9:48 AM
S
FYI: I was told privately by a trusted source that these numbers are not correct. The correct numbers are under strict NDA which I will...
Thursday at 9:37 AM
F
One other important consideration for high NA is stitching. I don't think Intel can skirt around it. The High-NA scanner's throughput...
Thursday at 9:26 AM
F
TSMC notes from SPIE:
High-NA EUV remains challenged in yield as stochastic defect makes high-NA EUV linewidth roughness even harder to...
Thursday at 9:20 AM
FYI: I was told privately by a trusted source that these numbers are not correct. The correct numbers are under strict NDA which I will...
Thursday at 9:16 AM
TSMC notes from SPIE:
High-NA EUV remains challenged in yield as stochastic defect makes high-NA EUV linewidth roughness even harder to...
Thursday at 9:14 AM
F
21 nm pitch
Thursday at 9:05 AM
I
So it's deceptive to post it as if it shows a usability comparison between high-NA and SALELE low-NA, because it would lead people to...
Thursday at 8:59 AM
F
It was a measure of confidence against "variability risk", the "variability" not being stochastics, but process steps, e.g., overlay...
Thursday at 8:54 AM
I
So in that case 20nm-24nm is not "green" for high-NA, contrary to what the slide suggests?
Thursday at 8:49 AM
F
Intel had the tool since 2024 and i doubt Intel is dumb enough to do 10nm again they won't survive another 10nm...
Thursday at 8:48 AM
F
So I went through the whole presentation just now. I am not sure why only one slide was posted originally by someone to make some...
Thursday at 8:44 AM
I
oops my bad i misread that
Thursday at 8:41 AM
S
oops my bad i misread that
Thursday at 8:40 AM
hist78 replied to the thread Google and Nvidia Consider Intel as Backup Chip Manufacturer - The Information.Intel will probably need fewer units, but the challenges of cost and throughput may not be any less—if not greater. For example...
Daniel Nenni replied to the thread Intel 14A pitches Rumour.FYI: I was told privately by a trusted source that these numbers are not correct. The correct numbers are under strict NDA which I will...
Like.
oops my bad i misread that
