Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=111710
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2031070
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
F
In the vein of "Ask the Experts" --
I understand that denser DRAM spends more time refreshing than 'less dense DRAM', in terms of...
Yesterday at 4:57 AM
C
It isn't the long pole in the DRAM scaling equation but it's certainly an important consideration. Embedded DRAM (IBM) was/is big with...
Yesterday at 4:17 AM
The move widens TSMC’s lead over Samsung, as Intel also presses into the foundry market
TSMC increases 2nm and 3nm production by 20%...
Yesterday at 12:20 AM
I think that Intel spent much of its history depending heavily on having a better process available to their designs .... sometimes...
Yesterday at 12:15 AM
F
Author: Su Ziyun | Publication Date: April 16, 2026, 12:13 PM
According to Wccftech, Qualcomm is collaborating with Chinese memory...
Saturday at 10:52 PM
B
EUV tools and all the fabs’ land, buildings, and machines are part of Property, Plant, and Equipment (PP&E) in accounting. Here I...
Saturday at 7:40 PM
F
I think that Intel spent much of its history depending heavily on having a better process available to their designs .... sometimes...
Saturday at 6:49 PM
J
Sam's 4nm node's density is somewhere between the density of TSMC's N6 and N5 based on what I saw on AI search.
Saturday at 6:34 PM
K
RAM shortages aren't helping either.... not that I want to add insult to injury here ;).
Saturday at 3:24 PM
O
I think that Intel spent much of its history depending heavily on having a better process available to their designs .... sometimes...
Saturday at 3:22 PM
O
Yes, even the new 13A is still low NA EUV
Saturday at 3:01 PM
O
RAM shortages aren't helping either.... not that I want to add insult to injury here ;).
Saturday at 2:57 PM
O
Hopefully 18A yields improve quickly, as the current shortage is really hitting the market hard.
Saturday at 2:57 PM
In the vein of "Ask the Experts" --
I understand that denser DRAM spends more time refreshing than 'less dense DRAM', in terms of...
Saturday at 1:29 PM
S
Agreed. I'll end my thread here to avoid too much politics but most major countries are well into the "spoiled democracy" phase...
Saturday at 10:52 AM
Like.
In the vein of "Ask the Experts" -- I understand that denser DRAM spends more time refreshing than 'less dense DRAM', in terms of...
user nl reacted to Daniel Nenni's post in the thread TSMC Widens Gap with Samsung by Expanding 2nm and 3nm Output by 20% with
Xebec posted the thread Does DRAM refresh time represent a barrier to continued scaling? in SemiWiki Main Forum ( Ask the Experts! ).In the vein of "Ask the Experts" -- I understand that denser DRAM spends more time refreshing than 'less dense DRAM', in terms of...