Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/tsmc-being-investigated-by-usitc-for-alleged-patent-violations.25340/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/EmailDomainReplace] => 1000010
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2031070
            [XFI] => 1060170
        )

    [wordpress] => /var/www/html
)

TSMC being investigated by USITC for alleged patent violations

Fred Chen

Moderator

TSMC suit may be patent trolls​

BAD FAITH LITIGATION? The two companies, owned by a California-based private equity firm, could be seeking licensing fees or a settlement payout with the suit​


Taiwan Intellectual Property Office (TIPO) Director-General Liao Cheng-wei (廖承威) said yesterday he suspected that two firms suing contract chipmaker Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) for patent infringement are “patent trolls.”

A patent troll refers to a company that buys patents not for manufacturing products, but to sue other companies for compensation, accusing them of using its patents.

Patent trolls, formally called Non-Practicing Entities or Patent Assertion Entities, were responsible for more than 50 percent of lawsuits in the US last year, costing targeted businesses tens of billions of US dollars a year, according to the US-based LegalCharity Web site.

Asked whether TIPO has knowledge of the details of the case filed with the US International Trade Commission (USITC), Liao told reporters that based on information the office has secured, the two Irish companies are patent trolls, seeking licensing fees or settlement money.

Axios reported on June 14 that Longitude Licensing and Marlin Semiconductor, the two Irish companies, have filed a complaint with the USITC, accusing TSMC of using their patented technology to produce chips. TSMC faces an investigation launched by the USITC based on the complaint.

The two Irish companies are subsidiaries of IPValue Management, owned by Vector Capital, a private equity firm based in San Francisco, according to Axios, which reported Marlin Semiconductor, in particular, acquired a portion of the patents from United Microelectronics Corp (聯電), a smaller contract chipmaker in Taiwan, in 2021.

TSMC has filed a petition with the US Patent and Trademark Office’s Patent Trial and Appeal Board to challenge the firms’ allegations, saying the patents in question are invalid, Liao said.

TSMC could argue that the patents questioned by the Irish firms have been published so they lacked novelty or inventiveness, invalidating them.

If the argument is accepted, the firms would have to withdraw their petition against the chipmaker, he said.

TSMC has a dominant lead in research and development and a strong IP team, so TIPO has faith in the chipmaker’s technology and patent strength, Liao said.

Meanwhile, four Republican lawmakers have urged the USITC to block imports of foreign-made chips found to infringe US patents in the case involving TSMC, Axios reported, citing a May 22 letter from the US lawmakers to ITC Chair Amy Karpel.

An administrative law judge is expected to issue a preliminary ruling this month, with the USITC possibly making a final decision in October, the report said.

 
Here is Gemini's list of the relevant 5 patents:

1. Raised Epitaxial Transistor Structures
  • The Patent: U.S. Patent No. 7,745,847 ("Metal Oxide Semiconductor Transistor"). [1]
  • What it covers: This patent covers a specific method for structuring the source and drain regions of a transistor using raised epitaxial layers. [1]
  • The technical detail: It specifically dictates how the gate's lateral sidewall spacers extend over and cover parts of these epitaxial layers. This design is heavily utilized in advanced FinFET and nanosheet transistor nodes to reduce electrical resistance and prevent leakage when components are packed tightly together. [1]

2. Device Structure and Electrical Performance Optimization
  • The Patent: U.S. Patent No. 9,093,473.
  • What it covers: This patent governs the precise internal structural layout of semiconductor components designed to optimize electrical performance and current flow. It targets the physical geometry required to maintain signal integrity and power efficiency as transistors shrink to single-digit nanometer scales. [1]

3. High-Density Interconnects and Sub-Node Manufacturing
  • The Remaining Patents: (Including U.S. Patent No. 9,953,880).
  • What they cover: The rest of the 5-patent portfolio focuses broadly on advanced semiconductor device architecture and manufacturing processes required for non-x86 silicon. This includes the physical layered positioning of tiny copper interconnects, advanced masking, and etching techniques used to fabricate complex logic chips. [1, 2, 3]
 
Back
Top