Semiwiki on LinkedIn Semiwiki on Facebook Semiwiki on Twitter Register / Log in 
Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/12-gigabit-dram.6522/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

12 Gigabit DRAM

M

msporer

Guest
In the good old days every new generation gave a fourfold increase in capacity, then somewhere along the way that became a two-fold increase, today Samsung announced the first DRAM of a 1.5x capacity increase.

Is this because Moore's Law is dead? Or is it just because it happens to be constrained by form factor? The device is an LPDDR4 which has a tightly constrained package for a tightly constrained application.

What are the tradeoffs to going to 12G? Why not wait until the process supported a 16G density?
 
Address lines are typically multiplexed with DRAMS, so adding two new address lines gets you a 4X increase in address space, so that is why the 4X number came about historically.

It's all about economics, so if the cost and demand numbers look good for 12 Gb compared to 8 Gb and 16 Gb, then let's design and sell some.
 
You must log in or register to reply here.
Back
Top