Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/tsmc-to-raise-foundry-prices-by-5-10-across-advanced-nodes-in-2026.23508/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

TSMC to raise foundry prices by 5-10% across advanced nodes in 2026

Daniel Nenni

Admin
Staff member
1756766242217.png


According to Digitimes TSMC is preparing to raise prices by 5-10% starting in 2026. The move is to counteract increased financial pressure including Tariffs, CAPEX, currency fluctuations, and supply chain pressures. The price hikes will be on N5, N4, N3 and will vary by volumes. N2 is said to be in HVM H2 2025 and will cost an estimated $30,000 per wafer.

Clearly Digitimes still does not understand how wafer agreements work. Only high volume customers are on N2 and no way are they paying $30k per wafer.

 
View attachment 3586

According to Digitimes TSMC is preparing to raise prices by 5-10% starting in 2026. The move is to counteract increased financial pressure including Tariffs, CAPEX, currency fluctuations, and supply chain pressures. The price hikes will be on N5, N4, N3 and will vary by volumes. N2 is said to be in HVM H2 2025 and will cost an estimated $30,000 per wafer.

Clearly Digitimes still does not understand how wafer agreements work. Only high volume customers are on N2 and no way are they paying $30k per wafer.


Hope there some trickle down economics 😊😊😊
 
Clearly Digitimes still does not understand how wafer agreements work. Only high volume customers are on N2 and no way are they paying $30k per wafer.


ROM - What are high volume customers likely paying? is it more like $20K per wafer? $15K? just curious how far off these "usual estimates" are (as I have no reference).
 
Yield is compared to previous nodes. For example, N2 is yielding earlier than N3. TSMC has a set of defensible tests, SRAM being one of them. Customer yield may vary. If a customer makes a bad design decision, which happens, TSMC yield should not be affected.
Thanks
 
Back
Top