Semiwiki on LinkedIn Semiwiki on Facebook Semiwiki on Twitter Register / Log in 
Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/silicon-deep-dive-chip-analysis-of-intels-arrow-lake-core-ultra-9-285k.22750/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Silicon deep-dive & chip analysis of Intel's Arrow Lake / Core Ultra 9 285K

Daniel Nenni

Daniel Nenni

Admin
Staff member
Intel's Arrow Lake.jpg


This video dives into the complex architecture of Intel's Arrow Lake CPU, dissecting its various tiles and the interposer that connects them. It offers a detailed analysis of the GPU, SoC, IO, and compute tiles, highlighting new features like the Lion Cove P-cores and the N3B process node. The video also examines the innovative Foveros Omni technology used in the interposer.

0:00 Intro / Core Ultra 9 285K
1:00 Arrow Lake Tiles
3:01 GPU Tile / Intel Alchemist Xe
6:35 SoC Tile / MEM / NPU
10:06 IO Tile / Thunderbolt / PCIe
11:12 Compute Tile / Lion Cove / Skymont
3:27 Lion Cove P-Core Silicon Analysis
17:10 Base Tile / Silicon Interposer / Intel Foveros
18:38 Conclusion / Lunar Lake

 
You must log in or register to reply here.
Back
Top