Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/search/296941/?c%5Busers%5D=Daniel+Payne&o=date&page=4
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Search results

  1. Daniel Payne

    Draft of Accellera Portable Test and Stimulus Standard 2.0 Now Available for Public Review

    What: Accellera Systems Initiative, the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced the availability of the Portable Test and Stimulus Draft Standard 2.0 (PSS) for public review...
  2. Daniel Payne

    EMA Design Automation Expands Operations in North America

    Rochester, NY (November 18, 2020) – EMA Design Automation® (www.ema-eda.com), a full-service provider and innovator of Electronic Design Automation (EDA) solutions, today announced it is expanding operations in North America through the addition of the Trilogic EDA engineering sales and support...
  3. Daniel Payne

    Apple/TSM to unseat Intel with M1 Chip ?s

    Apply has never sold their Application Processors, or any ASIC they designed in the commercial market. Apple chips only go into Apple products, much like the custom Tesla chip only goes into a Tesla car.
  4. Daniel Payne

    Apple/TSM to unseat Intel with M1 Chip ?s

    We had been expecting Apple to replace Intel CPUs with their own A-series processors for several years now. Little impact to Intel short term, look at how small the Apple Mac shipments are compared to: Lenovo, HP, Dell https://www.macrumors.com/2020/07/09/apple-mac-shipments-up-q2-2020/
  5. Daniel Payne

    ISQED 2021 Call for Papers

    The 22nd International Symposium on Quality Electronic Design (ISQED'21) is the leading Electronic IC and System Design conference, aimed at bridging the gap among electronic design tools and processes, integrated circuit technologies, processes & manufacturing, to achieve design quality. ISQED...
  6. Daniel Payne

    Ultra Librarian and Zuken Work Together to Create a Seamless User Experience for PCB Design

    Ultra Librarian is now directly integrated within eCADSTAR, making it easier than ever to access parts during the design process. Rochester, NY (October 27, 2020)—Ultra Librarian®, (ultralibrarian.com) the world's largest free cloud-based CAD library provider, announced its collaboration with...
  7. Daniel Payne

    EDUCATIONAL : Verilog-A tutorial

    Thanks for sharing the link to the four YouTube videos on Verilog-A. The only nit is that the right side of the YouTube video has noise in it, likely an artifact of some conversion process.
  8. Daniel Payne

    Are Stretched Resources Limiting TSM's Growth

    Here's a list of MEMS foundries, https://en.wikipedia.org/wiki/List_of_MEMS_foundries. Notice how fractured the marketplace is. The process nodes for MEMS does not requirer bleeding edge nm scales, so TSMC has no real advantages over these hyper-focused suppliers.
  9. Daniel Payne

    DVCon Europe Announces two extra Keynotes and full Technical Program

    Virtual event incorporates Virtual Experience Rooms for easy networking Munich, Germany – 6th October, 2020 - The Design and Verification Conference & Exhibition Europe (DVCon Europe), sponsored by Accellera Systems Initiative, has announced two new keynote speakers and a full technical...
  10. Daniel Payne

    Equivalent ASIC and FPGA designs

    Dynamic power usage in an FPGA for unused gates would also be minimal. There are many ASIC service companies that can provide you a quote for migration, and explain the subtle things to look out for.
  11. Daniel Payne

    Equivalent ASIC and FPGA designs

    A1: Yes, an FPGA design can be migrated to an ASIC. The physical IC layout of an ASIC and FPGA are totally different, so there's no concept of layout re-use between the approaches. A2: You choose an FPGA array size based upon the size of your design, with a goal of leaving as few un-used gates...
  12. Daniel Payne

    Number of worldwide tapeouts

    The foundries often publish charts showing the mix of revenue per process node, and some of the EDA vendors will chart out the number of tapeouts on their specific tools. Source: Synopsys
  13. Daniel Payne

    Save Arm - Arm is being sold to Nvidia - Help Stop it!

    Arm has no motivation to license its crown IP in the CUDA cores, because that is their competitive advantage in the marketplace.
  14. Daniel Payne

    Save Arm - Arm is being sold to Nvidia - Help Stop it!

    I signed the petition, because ARM needs to remain neutral and not compete with it's customers.
  15. Daniel Payne

    New Release of Easy-PC PCB Design Suite Includes Over 50 New Customer Requested Features and Is Part of a Summer Promotional Offer Ending September

    New Release of Easy-PC PCB Design Suite Includes Over 50 New Customer Requested Features and Is Part of a Summer Promotional Offer Ending September 30th Upgrade from any version of Easy-PC to version 24 for only $117, with new purchases starting at $457. Tewkesbury, UK (September 16, 2020)...
  16. Daniel Payne

    PRO DESIGN Unveils New Xilinx® Virtex® UltraScale+ VU19P-Based Product Family of Prototyping Platforms

    Munich, 16 September 2020 - PRO DESIGN, veteran in the E²MS industry and leading supplier of high-speed ASIC and SoC verification platforms, launches today its new proFPGA UNO, DUO and QUAD systems based on the latest Xilinx® Virtex® UltraScale+ VU19P FPGA technology. These state of the art...
  17. Daniel Payne

    Intel Launch Event

    I'll be interested to see how this new 11th Gen Intel Core processor holds up against the ARM-based CPU from Apple.
  18. Daniel Payne

    Will EDA Evolve into a Foundry/Platform/AI/ML Model? Ramifications?

    Arthur, the closest thing to quick chip design today would be with the FPGA vendor tools, IP and flow: Xilinx (Vivado Design Flow) and Intel (Intel HLS Compiler). With an FPGA the designer is removed quite a bit from the physical Implementation, yet they still have to choose their IP building...
  19. Daniel Payne

    Will EDA Evolve into a Foundry/Platform/AI/ML Model? Ramifications?

    Arthur, what you propose is already being done by IC Design Services companies. In the past, many of the EDA companies also had an IC Design Services department, and Cadence was the most noticeable in building up what their Spectrum Services Group. There are probably 100+ IC Design Services...
  20. Daniel Payne

    DVCon U.S. 2021 Announces Call for Extended Abstracts

    Gainesville, FL – August 12, 2020 - The 2021 Design and Verification Conference and Exhibition United States (DVCon U.S.), sponsored by Accellera Systems Initiative, announces its call for extended abstract proposals. The submission site for extended abstracts is open through August 24. The...
Back
Top