You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
There will be alternatives to UCIe.. UCIe is only the beginning
https://www.forbes.com/sites/karlfreund/2023/04/04/eliyan-technology-may-rewrite-how-chiplets-come-together/?sh=3dea4f1c5250
Packet switching "looks more efficient" because there is an assumption of some cost/performance...
Clarification to above - as we break through the analysis of the switching prototype - switching power consumed for a 10Gbps switch ( 2 parallel switches supporting 5Gbps) between any/many of 3 ports is 0.02 mW..... 2.8mW is consumed by a clock that is not really necessary. Just powering the...
Interoperability will be crucial as more problem specific bespoke silicon is produced. I think we will an explosion of chip interconnects but with it will come a new bottleneck at the edges of custom silicon. Exchanging data between custom silicon is the problem around the corner.
"Circuit...
Actually, our solution ends up solving both challenges.
As to GigaIO and Enfabrica, they seem to continue down the road of doing more to achieve less power and less overhead - its almost contradictory. Its actually quite remarkable that doing more can result in less power and less latency...
Actually we are working the problem opposite to your understanding it seems. Or opposite to my explanation. Consider the Non-Transparent Bridge for PCIe switching. We have implemented a transparent bridgeswitch. Our implementation of such a bridgeswitch permits system-level transparent exchanges...
Working on it. We can use low level system interactions to quickly exchange data (and expect to transparently share system resources) Basic implementations are working well.
Moving large amounts of data between parallel compute is going to be a key area of focus.
A novel approach to routing data is going to be critical. ;-)
The cost of the engineering design and verification effort is more expensive. Chip production costs obviously dont increase except as die size increases marginally. So - clearly there are business case benefits to these increasing design costs and complexities.
"Pseudo-Engineering"...
I leveraged the A15 example to re-iterate that it is an example of an increasingly expensive and difficult design path - a dead end path. Apple will undoubtedly deliver an A16 with yet more functionality and performance - at an even higher cost/complexity.
I have also posted on 3D designs -...
A14 is produced on N5 and A15 is on N5P which TSMC says delivers a 5% improvement
Completely understand the confusion- I said it is a dead end path - with decreasing returns on effort. Not that Apple has hit a dead end. We might disagree to how much longer to hit the end of the path.
What is...
IMHO - the challenge ARM faced was that Qualcomm and others were taking just a piece of ARM's IP library and adding their own IP modules. This practice dramatically reduced ARM's share of the ultimate revenue while still providing Qualcomm and others with all the benefits of ARM's processor...
For full transparency - and because I have taken a few bold positions - I am at best self-taught in semiconductor design. My academics might be laugable on here (MBA and General BA) but I do have a few thousand academic papers on certain chip aspects readily at hand). I have at least one...
The A15 is a perfect example of being locked into a dead-end design path. With less than 20% improvements over the A14, the A15 added 35-40% more transistor density. Much of the power and efficiency come from TSMC's N5P node improvements. When improvements take this kind of effort, it may be...
Assessments of technology success always trail technology itself - a limiting factor if reading from a technology viewpoint rather than the general trend apprach. Economists and Academics always trail the engineer. I agree that the example isnt up to date but I see we agree with the over-all...
I mean a breakthrough in design and architecture approaches.
Semiconductor (logic) designs are based on a number of reasonable and proven assumptions (and approaches) that will eventually shown to be less efficient and less effective than a different approach. 70+ years of remarkable progress...
Like every industry, leadership is temporary.
NVIDIA has built a strength in constructing massively complex logic engines that are built on the assumption of symmetrical / linear logic processing.
How is Nvidia the greatest disrupter in human history? AI runs on other platforms....
There will...
Intel sold nearly all its Optane business in July last year. Several comments have illustrated why Intel didnt do so well... but thats hardly the reason why they get into RISC-V or not.
As Semiconductor markets and capabilities increase, it is the more specialized products that provide the...
