Array
(
[content] =>
[params] => Array
(
[0] => /forum/index.php?members/cxy11.12038/latest-activity
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2021370
[XFI] => 1050270
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
C
so, Intel's late EUV adoption was a bad decision, now their early High-NA EUV adoption maybe another one ?!
May 3, 2024
C
It's not a must, double-patterned EUV will work fine, just like it does for N3/N2/A16 where there are already a few double-patterned EUV...
May 3, 2024
C
if people are already discussing about DUV SAQP feasibility for N5 patterning, then why High-NA EUV is a must for A14 (even A10) ?
May 2, 2024
C
Progress being made at TSMC Phoenix site
Mar 21, 2024
C
https://www.investorschronicle.co.uk/news/2024/03/05/what-tsmc-s-new-plant-tells-us-about-intel-and-the-us-s-ambitions/
Mar 6, 2024