jms_embedded
Active member
If I have VHDL or Verilog and I use an EDA tool to synthesize a design from this, does it measure # of gates used or # of transistors used or area? If someone mention a design is "1200 gates", what is one "gate" assumed to be? 4 transistors? (for a CMOS NAND gate)