Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/verification-and-validation-bugs.11388/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Verification and Validation Bugs

Quicklearner

New member
When Intel or AMD designs a new SOC, how many bugs do they encounter in the verification and validation process? Should I be thinking in the 100's or thousands? I realize this is extremely vague and broad and is best answered it depends most likely, just trying to get a gauge as to general range. Say new architecture but existing/ current node. Thanks
 
Back
Top