You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!




Results 1 to 2 of 2

Thread: Writing SDC constraints for Asynchronous clocks

  1. #1
    Member
    Join Date
    Mar 2013
    Posts
    12
    Thumbs Up
    Received: 1
    Given: 2

    Writing SDC constraints for Asynchronous clocks

    Hello All,

    I am new to SDC constraints,
    in synchronous clock definition
    If A is input port and B is output pin then we can define create_clock on A and generated_clock on B with divide_by option.

    Now say X is input and Y is output, and both are asynchronous with each other.
    Where such scenario will come in design and how to write SDC constraints on input and output?

    Thanks in advance

    0 Not allowed!
     

  2. #2
    Blogger Bernard Murphy's Avatar
    Join Date
    Aug 2015
    Location
    California Gold Country
    Posts
    979
    Thumbs Up
    Received: 261
    Given: 316
    Check out create_clock_groups

    0 Not allowed!
     

Tags for this Thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •