You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!




Results 1 to 3 of 3

Thread: I would like to know the approach using by tsmc , samsung , intel for SADP process ?

  1. #1
    Member
    Join Date
    Jul 2015
    Posts
    3
    Thumbs Up
    Received: 2
    Given: 1

    I would like to know the approach using by tsmc , samsung , intel for SADP process ?

    For lower nodes like 10nm and 7nm , foundries are using SADP process for processing of Mx layers . I would like to know what is the approach
    using by tsmc/samsung/intel for these SADP layers ?

    The various approaches are 1. Traditional SID-SADP (Block Mask) 2. Mandrel Fill/Cut Mask SID-SADP 3. SIM SADP .


    Thanks,
    Naga.

    0 Not allowed!
     

  2. #2
    Top Influencer
    Join Date
    Mar 2012
    Posts
    414
    Thumbs Up
    Received: 129
    Given: 100

    0 Not allowed!
     

  3. #3
    Top Influencer
    Join Date
    Mar 2012
    Posts
    414
    Thumbs Up
    Received: 129
    Given: 100
    Chances are the foundries could start with LE3 for this year's newest nodes, but GlobalFoundries did publish an SPIE 2017 paper (Exploiting Regularity: Breakthroughs in Sub-7nm Place-and-Route) where they could design SAQP-friendly layouts, i.e., one (193i) cut mask at metal level. IMEC also has a paper (Low Track Height Standard cell Design in iN7 using Scaling Boosters) on low track height (6 and 6.5 track) cells, which are SAQP-friendly.

    0 Not allowed!
    Last edited by Fred Chen; 06-22-2017 at 06:02 PM.
     

Tags for this Thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •