You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

Results 1 to 2 of 2

Thread: System Verilog : Which final is Final ?

  1. #1
    Influencer Asic With Ankit's Avatar
    Join Date
    Apr 2012
    Thumbs Up
    Received: 0
    Given: 0

    System Verilog : Which final is Final ?

    Dear Reader,

    Recently I posted one blog post “System Verilog Final Means Final !”

    As we all know final means final in system Verilog, Final block will get called at the end of the simulation before $finish. Now with this understanding we can have few questions. Recently I have received an request and some question on the same like and thought of answering those questions.

    1. Is multiple final block is allowed in System Verilog?
    2. If yes, what will be the execution order in simulation, which final is final?

    Here are the answers to these questions :

    Multiple final blocks are allowed in system Verilog, you can define multiple final block in your testbench. Some time you might require to use final blocks in different places of environment. Here we need to understand one most important thing on final block is that, final blocks are called at the end of the simulation before $finish. It is like a calling a function which executes in zero simulation time.

    If you have multiple final block in your testbench all final blocks are called at same simulation time before your simulation ends. Let’s take an example to have better understanding:

    program ankit_with_ankit;

    class final_test;
    task final_activity();
    $display (“ASIC With Ankit 1 @%t”,$time);
    $display (“ASIC With Ankit 2 @%t”,$time);

    initial begin
    final_test ft;
    ft = new;

    final begin
    $display (“ASIC With Ankit 3 @%t”,$time);

    final begin
    $display (“ASIC With Ankit 4 @%t”,$time);


    Simulation Result:

    ASIC With Ankit 1 @ 0
    ASIC With Ankit 2 @ 10
    ASIC With Ankit 3 @ 10
    ASIC With Ankit 4 @ 10

    Here you can observe that I have used 2 final blocks in this simple exercises. You can have less or more based on your testbench requirement. When you run this with any simulator result will tell you all the final blocks will be called at same simulation time. So you could see all the messages for final blocks will be print at same simulation time. This is the reason you could see printing time for all the messages defined in the final blocks are 10ns.

    So answer to question which final is final?’ is ‘All finals are final’!

    I hope this will give you a more understanding on final block usage and execution. Comments, suggestions are welcome.

    Happy Reading!
    ASIC With Ankit

    0 Not allowed!
    Last edited by Daniel Nenni; 03-21-2013 at 07:48 AM.

  2. #2
    Join Date
    Nov 2010
    Silicon Valley USA
    Thumbs Up
    Received: 142
    Given: 93

    0 Not allowed!

Tags for this Thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts