IanD, the research literature talk about structured Asics more efficient than 3x, like this one at 1.7x/1.4x area/delay.

Architecture and Design Flow for a Highly Efficient Structured ASIC - IEEE Xplore Document

And again ,it is one among a toolset of options.