You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

  • Semiconductor Expert Forum RSS Feed

    by Published on 03-21-2019 10:00 AM
    1. Categories:
    2. Events
    Article: Modeling TSV, IBIS-AMI and SERDES with HSPICE-i-love-dac-min.jpg

    The Design Automation Conference (DAC) is the must-see, annual event for semiconductor professionals that design chips, use EDA software, and buy semiconductor IP. Like all conferences there's an entrance fee, but for the 11th year now you can get a free pass, courtesy of three sponsors: Avatar Integrated Systems, ClioSoft, Truechip. The free pass is part of the I Love DAC promotion going on now, but you must act before ...
    by Published on 03-21-2019 05:00 AM
    1. Categories:
    2. Semiconductor IP,
    3. CEVA,
    4. IoT Internet of Things
    Article: Cadence ♥ ClioSoft!-cellular-iot-deployment-min.jpg

    Cellular as a method to communicate with the IoT is on a tear for obvious reasons. It’s long-range with no concerns about the lesser reach of Bluetooth or Wi-Fi, it needs no added infrastructure since it already works with 2G/3G/4G (and ultimately ...
    by Published on 03-20-2019 10:00 AM
    1. Categories:
    2. Semiconductor Design,
    3. Cadence
    Article: Prediction is very difficult, especially about the future-electronic-system-definition-min.jpg

    Many electronic product ideas start out as sketches on the back of a napkin, then migrate over to diagrams drawn in Visio or PowerPoint, finally entered into EDA-specific tools. With that methodology there's a big disconnect between the diagrams drawn with a purely graphical tool and the EDA tools, because there's no data linkage happening, so there's no consistency and no automation when a change is made to the specification. ...
    by Published on 03-20-2019 05:00 AM
    1. Categories:
    2. Semiconductor Design,
    3. Semiconductor IP,
    4. FPGA,
    5. Synopsys,
    6. ARM
    Article: Functional Check List in Verification-customer-feedback-min.jpeg

    Synopsys runs a “Industry verifies with Synopsys” lunch at each DVCon, which isn’t as cheesy as the title might suggest. The bulk of the lunch covers user presentations on their use of Synopsys tools which I find informative and quite open, sharing problems as much as successes. This year, ...
    by Published on 03-19-2019 10:00 AM
    1. Categories:
    2. Semiconductor IP,
    3. SiFive,
    4. RISC-V
    Article: Intel's x86 - Foundry Breakup Comes into View-si5_12_n.jpg

    During the afternoon session of the Symposium, Jack Kang, SiFive VP sales then addressed the RISC-V Core IP for vertical markets from consumer/smart home/wearables to storage/networking/5G to ML/edge. Embedding intelligence from the edge to the cloud can occur with U Cores 64-bit Application Processors, S Cores 64-bit Embedded Processors, ...
    by Published on 03-19-2019 05:00 AM
    1. Categories:
    2. Semiconductor IP,
    3. ArterisIP,
    4. Sonics,
    5. NetSpeed Systems

    What does Qualcomm, Intel, and Facebook have in common? Well, for one thing they all bought network onchip communications (NoC) IP companies. As I have mentioned before, semiconductor IP is the foundation of the fabless semiconductor ecosystem and I believe this trend of ...
    by Published on 03-18-2019 10:00 AM
    1. Categories:
    2. Semiconductor IP,
    3. SiFive,
    4. RISC-V
    Article: SPICE Circuit Simulation at STMicroelectronics-si5_1_n.jpg

    SiFive held a RISC-V Technology Symposium on February 26 at the Computer History Museum in Mountain View. Keith Witek, SiFive SVP Corporate Development and Strategy kicked off the event and introduced the first keynote speaker Martin Fink, Western Digital CTO, at the time acting CEO of the RISC-V Foundation (as of this writing, Calista Redmond was just appointed the new CEO of ...
    by Published on 03-18-2019 05:00 AM
    1. Categories:
    2. Semiconductor Design,
    3. Mentor Graphics,
    4. Events
    Article: Intel's x86 - Foundry Breakup Comes into View-boeing-373-max-grounded.jpg

    There was an interesting keynote at DVCon last month. It was titled “Thriving in the Age of Digitalization” which introduced the concept of digital twins for design and production. It was presented by Fram Akiki who is a relative newcomer to EDA but has an interesting history ...
    by Published on 03-17-2019 05:00 AM
    1. Categories:
    2. Automotive
    Article: Cadence ♥ ClioSoft!-i-finally-understand-brexit.jpg

    I have gazed across the Pond in bafflement over Brexit until two days ago. I now grasp the depth and breadth of British anxiety over political and legal ties to Brussels and it boils down to regulatory over-reach.

    Yesterday, the European Commission announced that it had adopted new rules “stepping up the deployment of Cooperative Intelligent Transport Systems (C-ITS) on Europe's roads.” What the commission has actually done is to create ...
    by Published on 03-15-2019 05:00 AM
    1. Categories:
    2. Semiconductor Manufacturers,
    3. Events
    Article: TSMC ♥ Cadence-fcmn_2019_800x188.jpg

    On April 2 – 4, the 2019 International Conference on Frontiers of Characterization and Metrology for Nanoelectronics (FCMN) will be held at the Monterey Marriott in Monterey, CA. The 2019 FCMN is the 12th in the series that began in 1995 with a keynote talk by Craig Barrett, ex-CEO of Intel.


    Page 1 of 10 1 2 3 4 5 6 7