WP_Term Object
(
    [term_id] => 14
    [name] => Synopsys
    [slug] => synopsys
    [term_group] => 0
    [term_taxonomy_id] => 14
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 670
    [filter] => raw
    [cat_ID] => 14
    [category_count] => 670
    [category_description] => 
    [cat_name] => Synopsys
    [category_nicename] => synopsys
    [category_parent] => 157
)
arc v 800x100 High Quality (1) 
WP_Term Object
(
    [term_id] => 14
    [name] => Synopsys
    [slug] => synopsys
    [term_group] => 0
    [term_taxonomy_id] => 14
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 670
    [filter] => raw
    [cat_ID] => 14
    [category_count] => 670
    [category_description] => 
    [cat_name] => Synopsys
    [category_nicename] => synopsys
    [category_parent] => 157
)
Synopsys
Posted on by Daniel Payne

Power-Aware Debug to Find Low-Power Simulation Bugs

Power-Aware Debug to Find Low-Power Simulation Bugs
by Daniel Payne on 09-09-2016 at 12:00 pm
Categories: EDA, Mobile, Synopsys

When I worked at Intel designing custom chips my management would often ask me, “Will first silicon work?” My typical response was, “Yes, but only for the functions that we could afford to simulate before tape-out.” This snarky response would always cause a look of alarm, quickly followed by a second look of disbelief, and so it goes on in a similar vein today. You can design an IC and get first silicon working well enough to begin selling it, however the big challenge is how to find all of those functional bugs and fix them before tape-out happens.

On Tuesday night I went out for my weekly group ride with other road bike enthusiasts here in Tualatin, however my Garmin 520 bike computer showed only a 2% charge, so I quickly opted for plan B which was to use my Android phone and the Strava app instead. I started up the app, clicked the big Green Go button. I then clicked the power button lightly and the screen shut down to save power, then I did my bike ride. At the end of the ride, I clicked the power button and pushed the Red Stop button. To my horror the app didn’t save the GPS route of my ride at all, something glitched in the app while the screen was powered down. I cannot say that it was the fault of the Android phone, or just the app, but it illustrates what can happen when a complex device like a smart phone tries to conserve power by having multiple power-saving modes.


Garmin 520 – please make the battery last longer


Strava app – please make it work reliably when the phone goes into power savings mode

To help you avoid a field failure like mine, you would want to view an archived webinar from Synopsys called:

Related blog – Catching low-power simulation bugs earlier and faster

The three main ideas in this second webinar of the series are:

[LIST=1]

  • How visualization of the power architecture can help identify power strategy and connectivity issues upfront
  • How to use annotated power intent on source code, schematics and waveforms to rapidly root-cause power-related errors back to UPF/RTL
  • How to debug unexpected design behavior such as Xs caused by incorrect power-up/down sequences etc

    ​Synopsys has two people in this webinar, Vaishnav Gorur and Archie Feng, and they go over the methodology of using a power architecture defined in UPF while the design is specified with an RTL description. Verifying that your power architecture is implemented properly is a big challenge because of how complex power reduction schemes have become, which enable longer lasting battery-powered devices like the Garmin cycling computers and popular smart phones.


    Using Verdi to debug an SoC

    Share this post via:

    • Comments

    0 Replies to “Power-Aware Debug to Find Low-Power Simulation Bugs”

    You must register or log in to view/post comments.