It appears that immersion lithography is now the plan of record for manufacturing ICs at 14nm. How is it possible to use 193nm wavelength light at 14nm? How can we provide the process window to pattern the such tight pitches? The secret lies in computational lithography. For 20nm, the two key innovations in computational lithography involve enabling double patterning with concurrent OPC, and in improving difficult-to-print layouts with localized in-situ optimization and by using an inverse lithography technique.For 14nm, says Mentor Graphics’ OPC product marketing manager Gandharv Bhatara, computational lithography offers more tools for process window enhancement with better approaches to sub-resolution assist features (SRAFs). SRAFs have been used since the 130nm node for resolution enhancement, but for 14nm, SRAF placement has evolved considerably. In a recent article, Bhatara says that SRAF placement has moved from rules-based to model-based, and describes two new model-based approaches developed in the Mentor OPC tools. One approach uses inverse lithography (ILT) to create the golden reference for a rules-based SRAF placement. This gives superior process window for critical blocks like SRAM, where the rules are relatively easy to develop. The second approach is a true model-based approach, where a model is used to determine which areas on mask would benefit most from SRAFS and also to perform the initial SRAF placement. The model-based approach is particularly useful for random logic designs, where developing rules continues to be challenging. Both methods are good, but for different design styles. Bhatara says that for 14nm, combining them into a hybrid approach provides a single, unified SRAF recipe for SRAM (rules-based) and random logic designs (model-based). So if you need the keys to 14nm computational lithography, look for advanced SRAF solutions that provide flexibility, control runtime, and leverage both rules-based and model-based approaches.You can find this and other content on foundry-based IC design and manufacturing at www.mentor.com/solutions/foundry.
Share this post via:
Guests have limited access.
Join our community today!
Join our community today!
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Upcoming Events
Search Semiwiki
Recent Siemens EDA Articles
Checking and Fixing Antenna Effects in IC Layouts
Siemens Promotes Digital Threads for Electronic Systems Design
Designing for Security for Fully Autonomous Vehicles
INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with advanced analog and mixed-signal EDA technology
A Game-Changer for IP Designers: Design Stage Verification
Soft checks are needed during Electrical Rule Checking of IC layouts
New Emulation, Enterprise Prototyping and FPGA-based Prototyping Launched
AI and SPICE Circuit Simulation Applications
Mastering Mixed-Signal Verification with Siemens Symphony Platform
Cryogenic Semiconductor Designs for Quantum Computing
Achieving a Unified Electrical/Mechanical PCB Design Flow – The Siemens Digital Industries Software View
Making UVM faster through a new configuration system
SPIE 2023 Buzz – Siemens Aims to Break Down Innovation Barriers by Extending Design Technology Co-Optimization
Using PCB Automation for an AI and Machine Vision Product
Analysis and Verification of Single Event Upset Mitigation
SystemVerilog Has Some Changes Coming Up
A Complete Guidebook for PCB Design Automation
Siemens Digital Industries Software Collaborates with AWS and Arm To Deliver an Automotive Digital Twin
Handling metastability during Clock Domain Crossing (CDC)
Uniquely Understanding Challenges of Chip Design and Verification
Comments
There are no comments yet.
You must register or log in to view/post comments.