hip webinar automating integration workflow 800x100 (1)
WP_Term Object
(
    [term_id] => 50
    [name] => Events
    [slug] => events
    [term_group] => 0
    [term_taxonomy_id] => 50
    [taxonomy] => category
    [description] => 
    [parent] => 0
    [count] => 1227
    [filter] => raw
    [cat_ID] => 50
    [category_count] => 1227
    [category_description] => 
    [cat_name] => Events
    [category_nicename] => events
    [category_parent] => 0
)
Events
Posted on by Daniel Payne

SystemVerilog 2012 at DAC

SystemVerilog 2012 at DAC
by Daniel Payne on 05-29-2012 at 3:59 pm
Categories: EDA, Events
2 Comments

I first met Stuart at Mentor Graphics back in 1995 or so, and he is one of the most knowledgable persons around for all things Verilog.


Stuart Sutherland is the editor for the IEEE 1800 SystemVerilog standard, so if you’re attending DAC and care about SystemVerilog then consider attending the Birds of a Feather meeting held 7 to 8 PM Tuesday evening, room 306.


There will be a presentation summarizing the many significant new features that have been added to SystemVerilog, followed by informal discussion on the importance and proper application of these new features in design and verification projects. The presentation will be by Stuart Sutherland, editor of the IEEE 1800 SystemVerilog standard, and expert trainer of using SystemVerilog. Please invite any SystemVerilog users or tool developers who will be at DAC to attend this session. The DAC link for this meeting is: http://www.dac.com/additional+meetings.aspx?event=355&topic=5

Share this post via:

Comments

2 Replies to “SystemVerilog 2012 at DAC”

You must register or log in to view/post comments.