You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

Page 1 of 2 12 LastLast
Results 1 to 10 of 12

Thread: how to "Formally" verify arithmetic blocks such as 16 bit+ adders and multipliers

  1. #1
    Member
    Join Date
    Mar 2012
    Location
    Massachusetts
    Posts
    18

    how to "Formally" verify arithmetic blocks such as 16 bit+ adders and multipliers

    I am looking for latest formal methods of verifying arithmetic blocks such as large 16 bits or more multipliers, adders and other arithmetic blocks.

    Secondly, how to do formal verification of a synthesized gate-level netlist say of a 16 bit or 32 bit multiplier.

    Any insight, examples, methodology or white papers shall be highly appreciated.

    Thanks and Kind Regards,

  2. #2
    Member
    Join Date
    Mar 2012
    Location
    Massachusetts
    Posts
    18
    No one? Really !!!

  3. #3
    Blogger daniel_payne's Avatar
    Join Date
    Sep 2010
    Location
    Tualatin, OR
    Posts
    1,262
    A quick Google search produces thousands of results: https://www.google.com/search?ix=tea...ion+multiplier
    Daniel Payne, EDA Consultant
    www.MarketingEDA.com
    503.806.1662

  4. #4
    Member
    Join Date
    Mar 2012
    Location
    Massachusetts
    Posts
    18
    Daneil

    I know this area a bit. All the solutions that i have seen suffer from scalability issues as formal techniques can not deal with large state space.

  5. #5
    Member
    Join Date
    Mar 2012
    Posts
    2
    Quote Originally Posted by kaaliakahn View Post
    Daneil

    I know this area a bit. All the solutions that i have seen suffer from scalability issues as formal techniques can not deal with large state space.
    Here is an introduction paper on theorem-prover based formal method:

    G. Chen and F. Liu, Proofs of correctness and properties of integer adder circuits,
    in IEEE Transactions on Computers, Vol. 59, No. 1, Jan., 2010.

  6. #6
    Member
    Join Date
    Mar 2012
    Location
    Massachusetts
    Posts
    18
    Thanks lingcore. I have seen this paper before.

    If you know any papers on formally verifying multipliers, please let me know.

    THanks

    Kind Regards,

  7. #7
    Member
    Join Date
    Mar 2012
    Posts
    2
    Quote Originally Posted by kaaliakahn View Post
    Thanks lingcore. I have seen this paper before.

    If you know any papers on formally verifying multipliers, please let me know.

    THanks

    Kind Regards,
    There are plenty of them. An earlier paper is:
    Circuits as streams in Coq: Verification of a sequential multiplier
    by Christine Paulin-Mohring

  8. #8
    Member
    Join Date
    Mar 2012
    Location
    Massachusetts
    Posts
    18
    Thanks lingcore encore (which means again)

    Could you list an easier paper which goes beyond theorem proving.

  9. #9
    Banned
    Join Date
    Nov 2012
    Location
    http://www.dvdsetsbest.co.uk/
    Posts
    3
    I have seen suffer can not deal with large state space.



    Good to the last second--DVD sales online.

  10. #10
    Member
    Join Date
    Nov 2011
    Posts
    3
    Automatic (i.e. non theorem-proving based) techniques can verify adders, comparators, etc. even if they are huge. Most commercial and free tools do that.
    Multipliers and dividers are more tricky. Some techniques such as using *BMDs (Binary Moment Diagrams) have been popular some 15 years ago for that.

Page 1 of 2 12 LastLast

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •