You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

Results 1 to 4 of 4

Thread: IO Design

  1. 09-24-2012 #1
    cyberakhil
    cyberakhil is offline
    Member
    Join Date
    Apr 2012
    Posts
    8

    IO Design

    Any good documents explaining IO pad design in detail
    Reply With Quote Reply With Quote
  2. 09-25-2012 #2
    daniel_payne
    daniel_payne is online now
    Blogger daniel_payne's Avatar
    Join Date
    Sep 2010
    Location
    Tualatin, OR
    Posts
    1,228
    HP wrote a paper in 1998.

    University paper.

    University lecture that has several pages on IO pad design.

    Blog article on IO cells.

    Book on IO and ESD.
    Daniel Payne, EDA Consultant
    www.MarketingEDA.com
    503.806.1662
    Reply With Quote Reply With Quote
  3. 09-26-2012 #3
    cyberakhil
    cyberakhil is offline
    Member
    Join Date
    Apr 2012
    Posts
    8
    Thanks Daniel !
    Reply With Quote Reply With Quote
  4. 11-05-2012 #4
    girishkaranam
    girishkaranam is offline
    Member
    Join Date
    Nov 2012
    Posts
    1
    Hi,
    Why is that CCS/ECSM models are NOT required for IO's. I heard that they do NOT give as much performance benefit as compared to standard cells. But is there a better or detailed explanation?

    -girish
    Reply With Quote Reply With Quote
« Design for Verification on the block level | Code scavenging in chip design »

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •  

Forum Rules