You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

  • Pulsic RSS Feed

    by Published on 04-23-2012 11:12 AM
    content/attachments/3463-pulsic3.jpg.html

    Back in the early days of ASIC when we had just two and then (wow!) three layers of metal, place and route was done by putting the standard cells in rows with gaps between them and then using a specialized router to do the interconnection. It would use one layer of metal horizontally and one vertically and avoid jogs. This was called ...
    by Published on 12-08-2011 11:16 AM
    content/attachments/2377-bp1.jpg.html

    Modern microprocessor and memory designs often have hundreds of datapaths that traverse the width of the chip, many of them very wide (over one thousand signals). To meet signal timing and slope targets for these buses, designers must insert repeater cells to improve the speed of the signal. Until now, the operations associated with managing large numbers of large ...
    by Published on 09-20-2011 02:08 PM
    content/attachments/1891-pulssp2.jpg.html

    It is no secret that custom ICs are getting larger and more complex and this has driven chip design teams to split up into smaller teams to handle the manual or semi-automated routing of the many blocks and hierarchical layers that go to make up such a design. These sub-teams don’t just need to handle the routing within their own block(s) but also integrate the routing ...
    by Published on 08-19-2011 12:12 PM
    content/attachments/1705-pulsicdc.jpg.html

    Design constraints, which express higher level design intent, are one of the pieces of ancillary data that are critical to the success or failure of a custom (in fact any) ...