You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

  • Ciranova

    ARM + Broadcom + Linux = Raspberry Pi 

    by
    daniel_payne
    Published on 08-22-2012 10:28 PM
    1. Categories:
    2. Semi IP,
    3. ARM,
    4. Ciranova
    Article Preview

    Broadcom has designed an impressive SOC named the BCM2835 with the following integrated features:
    • ARM CPU at 700MHz
    • GPU - VideoCore IV
    • RAM - 256 MB


    The British chaps at Raspberry Pi have created a $35.00 Linux-based computer based on the Broadcom BCM2835 chip that is tiny in size but big in utility: ...
    Read More Read More 9 Comments

    Custom IC Layout Automation at DAC 

    by
    daniel_payne
    Published on 06-20-2012 01:56 PM
    1. Categories:
    2. EDA,
    3. Ciranova
    content/attachments/4109-2012-06-05-14.55.47.jpg

    Three people from Ciranova met with me at DAC this year: Eric Filseth (CEO), David Millman (Marketing) and Lindor Hendrickson (CTO). They gave me an update on how the Helix tools are being used to automate the layout of custom IC designs at 28nm and smaller nodes. ...
    Read More Read More 2 Comments

    Ciranova Update at DAC 

    by
    daniel_payne
    Published on 06-17-2011 02:55 PM  Number of Views: 2327 
    1. Categories:
    2. EDA,
    3. Cadence,
    4. Ciranova
    content/attachments/1324-dac-ciranova.jpg

    Intro
    Ciranova offers you an alternative for analog layout automation besides Cadence Virtuoso. Mark Nadim provided me an update at DAC last Wednesday.


    Notes
    New in 2011
    - New GUI with schematic, layout and constraints
    o Cross probing between all three windows
    - Schematic for constraint entry
    o Can start with a blank schematic, enter new design ...
    Read More Read More

    IPL Alliance focuses on iPDKs and Analog Constraints 

    by
    daniel_payne
    Published on 06-13-2011 03:09 PM
    1. Categories:
    2. EDA,
    3. Cadence,
    4. Mentor Graphics,
    5. Synopsys,
    6. TSMC_Foundry,
    7. Foundry,
    8. Tanner,
    9. Ciranova
    content/attachments/1265-dac-ipl-luncheon.jpg

    Lunch time Monday at DAC and I learned about what's new at the IPL Alliance in 2011.


    IPL Sponsors: Magma, Mentor Graphics, Springsoft, Accelicon, Ciranova, Synopsys, TSMC, TowerJazz, Jedat, Tanner EDA

    Two major projects:
    1) iPDKS
    2) Analog Constraints

    To:
    - Reduce development costs for library development
    - Standardize to be efficient

    New Members:
    -ST, Xilinx, Dongbu

    Momentum
    - June 2011: IPL Constraint 1.0 Available

    IPL 1.0
    - Comes with a 90nm reference iPDK

    IPL Constraint 1.0
    - New emerging standard for Constraints

    Rich Morris – Marketing Manager at SpringSoft, Chairman of Constraint Working Group at IPL Alliance
    - IPL Constraing 1.0 Standard (single unified set of interoperable constraints)
    - Active members: Altera, Ciranova, Pulsic, SpringSOft, Synopsys, TSMC
    - Constraints: Design Rules (what not to do)
    - PDKs have lots of constraints
    - OA has 145 foundry constraints
    - IPL is focused on design constraints, not foundry constraints, typically analog and custom design

    What type of constraints?
    - Communication between schematic entry design and IC layout implementation
    - Enter constraints once for entire tool ...
    Read More Read More 2 Comments