You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

  • Daniel Nenni

    by Published on 05-19-2013 07:10 PM
    content/attachments/7329-jca_front2.jpg

    Invarian is an interesting EDA company that sees a niche market opening in the physical verification space. There are a number of converging factors driving this opportunity. Electromigration and voltage-drop for full-chip analysis demands SPICE level accuracy with fast runtimes. Invarian solves that problem with macro modeling and a parallel architecture. Not only are runtimes greatly reduced, but accuracy is improved by incorporating ...
    by Published on 05-19-2013 07:01 PM
    content/attachments/7302-aart.jpg

    Funny story, @ #49DAC I saw Aart with a very relaxed look on his face looking at the exhibit hall and in my mind he was thinking, "Mine, all mine!" But I digress....... Synopsys is the #1 EDA company for a reason and here is the supporting data for that hypothesis:

    Synopsys is committed to accelerating Innovation for its customers—it’s been at the core of the company’s DNA for more than 25 years. The world’s leading semiconductor and electronics ...
    by Published on 05-19-2013 05:45 PM
    content/attachments/7296-ace_fig1.jpg

    Last week Berkeley Design Automation introduced a new Analog Characterization Environment (ACE) – a high-productivity system to ensure analog circuits meet all specifications under all expected operational, environmental, and process conditions prior to tapeout.

    While standard cell characterization and memory characterization are well defined application areas with standard flows, dedicated tooling, and rigorous metrics to ensure high quality results, analog ...
    by Published on 05-18-2013 02:00 PM
    1. Categories:
    2. EDA
    content/attachments/7301-analyze-mismatch.jpg

    One of the places you will be able to find me at the Design Automation Conference (DAC) is on the speaker panel for a Monday Tutorial – Winning in Monte Carlo: Managing Simulations Under Variability and Reliability. Having worked closely with TSMC, GLOBALFOUNDRIES, Solido Design Automation, and some of the top fabless semiconductor companies, I have first hand experience with the increased variation at advanced process nodes and the increased SPICE ...
    by Published on 05-16-2013 07:00 PM
    content/attachments/7257-ajoy-bose113f-2x3x300.jpg

    Most EDA companies sell tools into the main chip design and implementation flow such as simulation, synthesis, place & route, custom design and mask data prep. Atrenta is different. Nothing the company sells is in this main design flow. Instead, Atrenta focuses on pre-synthesis design analysis and optimization. Everything associated with developing RTL that is implementation-ready. Atrenta’s DAC story is all about RTL signoff. I recently met with Atrenta’s CEO, Dr. Ajoy Bose to find out ...
    by Published on 05-16-2013 08:00 AM
    content/attachments/7249-cadence-50dac.jpg


    Cadence is a DAC anchor, everyone will visit their booth, so lets look at their technical sessions and put our agendas together. Lets start with the breakfast/lunch sessions because Cadence usually puts out quite a spread, we all gotta eat and free food tastes even better:

    Has “Timing Signoff Innovation” Become an Oxymoron? What Happened and How Do ...
    by Published on 05-15-2013 08:00 AM
    content/attachments/7203-rick-lucier.jpg

    Carbon Design drives a lot of traffic to SemiWiki. Actually, it's ARM driving traffic to the Carbon landing page since Carbon and ARM work closely together. When we blog about designing with ARM IP droves of people click over. Seriously, DROVES of people. Rick Lucier has deep EDA experience and has led Carbon as CEO for the past seven years so you are going to want to read this one:

    Q: What are the specific design challenges your customers are facing?
    ...
    by Published on 05-14-2013 06:05 PM
    content/attachments/7162-fergus2.jpg

    Methodics is new to SemiWiki and I have to tell you I'm really enjoying working with them. Their office is in a great location and the inovation spirit runs strong. Simon Butler is an interesting guy. He first started in EDA with HLD (acquired by Cadence) and was a founder at Sabio Labs (acquired by Magma). In between those startups he found time to work on FFT processors at Fujitsu, 64bit Microprocessors with Sandcraft, and was the architect behind Cadence's Virtuoso Custom Design product (Cadence's solution that wrapped a qualified methodology around Cadence's mixed-signal/analog ...
    by Published on 05-13-2013 08:00 AM
    content/attachments/7200-oscilloscope-tektronix.jpg

    If we grew up in similar eras you will know Tektronix as a company that manufactures test and measurement devices. Every lab I was in during high school and college had Tek oscilloscopes and logic analyzers. At #50DAC however, attendees that visit Tektronix will experience firsthand RTL simulation-level visibility to multi-FPGA prototypes eliminating recompiles for faster, more efficient debugging.
    ...
    by Published on 05-12-2013 06:30 PM
    content/attachments/7050-srinath-bw.jpg

    Cliosoft was one of the first SemiWiki subscribers and it is a pleasure to work with them. They have one of the busiest landing pages with more than 30 articles authored by Daniel Payne, Paul McLellan, and myself. Srinath and I have lunch occasionally and exchange ideas, observations, and experiences:

    Q: What are the specific design challenges your customers are facing?

    Design teams approach us when they are having issues sharing design data and collaborating between team members. Design teams are ...
    Page 1 of 37 12311 ... LastLast