You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

Related Pages

Company (Wiki)

Company History

CDNLive (Wiki)

EDA360 (Wiki)
Solutions

System Realization (Wiki)

SoC Realization (Wiki)

Silicon Realization (Wiki)
Products

System Design and Verification (Wiki)

Functional Verification (Wiki)

Logic Design (Wiki)

Digital Implementation (Wiki)

Custom IC Design (Wiki)

RF Design (Wiki)

Manufacturability Signoff (Wiki)
Recent Cadence Articles

How To Design a TSMC 20nm Chip with Cadence Tools

Paul McLellan 1 Week Ago

CDN Live 2013 in Munich: what’s the next acquisition? Evatronix!

Eric Esteve 1 Week Ago

Multi-level abstraction accelerates verification turnaround

Pawan Fangaria 2 Weeks Ago

CDN Live 2013 in Munich: what’s the next acquisition?

Eric Esteve 3 Weeks Ago

Cadence ♥ TSMC

Daniel Nenni 4 Weeks Ago

Denali+Tensilica+Cosmic = Cadence

Paul McLellan 4 Weeks Ago

Variation-aware IC Design

daniel_payne 4 Weeks Ago

Two New TSMC-Cadence Webinars for Advanced Node Design

daniel_payne 4 Weeks Ago

Cadence Sues Berkeley Design Automation

Paul McLellan 04-10-2013

Manage your IC’s Stress for right performance

Pawan Fangaria 04-09-2013

Signal integrity: more than just SerDes analysis

Don Dingee 03-28-2013

Mixed-Signal SoC verification has integrated solution

Pawan Fangaria 03-21-2013

A tour of today’s Mixed-Signal solution

Pawan Fangaria 03-18-2013

Cadence IP Report Card 2013

Daniel Nenni 03-17-2013

Will next generation Mobile Devices support PCI Express? M-PCIe is coming fast!

Eric Esteve 03-14-2013

Virtual Platforms, Acceleration, Emulation, FPGA Prototypes, Chips

Paul McLellan 03-12-2013

Cadence To Acquire Tensilica

Paul McLellan 03-11-2013

We are Live at CDNLive 2013!

Daniel Nenni 03-10-2013

When the lines on the roadmap get closer together

Don Dingee 02-28-2013

FinFET Design Challenges at 14nm and 10nm

daniel_payne 02-25-2013

TSMC ♥ Cadence

Daniel Nenni 02-19-2013

Cadence Sigrity, Together At Last

Paul McLellan 02-10-2013

Cosmic Circuits acquisition by Cadence: IP battle with Synopsys has officially started!

Eric Esteve 02-09-2013

Building Energy-Efficient ICs from the Ground Up

daniel_payne 01-31-2013

Virtuoso is 20nm-ready

Paul McLellan 01-30-2013

Cadence VIP Seminar: next stop after Denali party, August 25th in San Jose

by

Eric Esteve

Published on 08-15-2011 08:42 AM

Comments

If you did not have the chance to attend the famous Denali party at DAC 2011, you may want to go to Cadence VIP seminar to be held on Thursday, August 25, 2011, from 1:00 - 4:15pm at Cadence Headquarters: 2655 Seely Avenue, San Jose, Building 10. To register, click here. The atmosphere could be slightly different, as during Denali party the VIP from Cadence were the stars of the show, when for the seminar the stars will be the VIP for AMBA4 ACE, PCI Express gen-3, USB 3.0 and DDR4, to mention a few. In this seminar Cadence will propose case studies from experts in the field addressing the most challenging issues when it comes to verifying today's most important interfaces such as the four above listed.

I have blogged about Cadence VIP, or VIP in general, in the past:

Yalta in EDA: Cadence stronger in VIP territory…

Interface IP: VIP wiki

IP would be nothing without VIP…but what is the weight of VIP market?

If you can make it (and you live in the Silicon Valley…), and you need to know more about VIP or need to be updated about the latest product, as Cadence is leading the VIP market and has built a wide port-folio, covering most of the existing Interfaces, you will certainly make a wise investment! To register to this VIP seminar, just go here.

Or, if you cannot make it, have a look at Cadence impressive VIP port-folio (just click and see the product from Cadence web site):

·AMBA 4

·AMBA AHB

·AMBA AXI

·AMBA APB

·CAN

·Ethernet

·HDMI

·I2C

·JTAG

·LIN

·MIPI CSI-2

·MIPI DSI

·MIPI M-PHY

·MIPI SLIMbus

·MIPI UniPro

·MIPI DigRF v4

·OCP

·PCI Express

·PCI

·PLB

·SAS

·Serial ATA (SATA)

·Serial Rapid IO

·USB (with OTG)

·USB SuperSpeed

·DDR2

·DDR3

·DDR4

·DDR4 SDRAM

·DDR NVM

·EEPROM

·Flash ONFI 3.0

·Flash PPM

·Flash Toggle2NAND

·GDDR3

·GDDR4

·GDDR5

·LBA NAND

·LPDDR2

·LRDIMM

·MMC 4.41

·One NAND

·QDR SRA

·SD/SDIO 2.0

·SD/SDIO 3.0

·SDRAM

·SRAM

·SRAM cellular

·Toggle NAND

·Wide I/O SDRAM

Share
- Share this post on
- Digg
- Del.icio.us
- Technorati
- Twitter

Attached Files

Attached Files

Denali_party.jpg (38.9 KB, 790 views)
Port-folio.jpg (67.8 KB, 129 views)

Categories:
Cadence

Tags: amba4, cadence, ddr4, pcie, usb 3.0, vip, vip seminar

Upcoming Events

IPC ESTC 2013 - DDR3 Interface Design and Analysis (Las Vegas, NV)
05-20-13
TSMC - Cadence Webinar: Managing Design Complexity at 20nm
05-23-13
Managing Design Complexity at 20nm
05-23-13
IC Packaging Design and Modeling (Malaysia)
05-27-13
ANSYS 2013 Convergence Conference (Santa Clara)
05-30-13
Recent Forum Threads

cell boundary
Thread Starter: hatame.hmb
Last Post By: hatame.hmb 2 Days Ago

Old and New IP in Zynq
Thread Starter: B Edlund
Last Post By: LarryL 3 Days Ago

Tanner EDA joins ARM Connected
Thread Starter: daniel_payne
Last Post By: daniel_payne 1 Week Ago

iDRM Wiki
Thread Starter: rcnenni
Last Post By: rcnenni 1 Week Ago

Sage DA White Papers Wiki
Thread Starter: rcnenni
Last Post By: rcnenni 1 Week Ago

Sage DA Wiki
Thread Starter: rcnenni
Last Post By: rcnenni 1 Week Ago

Invarian Wiki
Thread Starter: rcnenni
Last Post By: rcnenni 2 Weeks Ago

Verilog to System Verilog : A Successful journey towards SV
Thread Starter: Asic With Ankit
Last Post By: simguru 1 Week Ago

Fractal Technologies Wiki
Thread Starter: rcnenni
Last Post By: rcnenni 3 Weeks Ago

Power consumption of IP during long soft resets
Thread Starter: Satya_patnala
Last Post By: gijom 3 Weeks Ago

EDPS 2013 in Monterey, CA Trip Reports!
Thread Starter: Daniel Nenni
Last Post By: LinkedIn 2 Weeks Ago

Methodics Wiki
Thread Starter: rcnenni
Last Post By: rcnenni 04-14-2013

Dassault Systemes White Paper Wiki
Thread Starter: Daniel Nenni
Last Post By: Daniel Nenni 04-14-2013

CMOS power trend: data and comments desired
Thread Starter: pseudosemi
Last Post By: IanD 4 Weeks Ago

Shaping the Future of ASIC/FPGA DSP Design Flow – Take survey
Thread Starter: Daniel Nenni
Last Post By: Daniel Nenni 04-08-2013

Does most industry tools have the feature to effectively implement multi-supply volt
Thread Starter: chuzhufei
Last Post By: simguru 04-13-2013

GSA 3D IC Working Group Meeting | April 17, 2013
Thread Starter: Daniel Nenni
Last Post By: Daniel Nenni 04-04-2013

Need to make an asic from an fgpa Urgently
Thread Starter: papamoi
Last Post By: Staf_Verhaegen 04-08-2013

SilabTech Products Wiki
Thread Starter: rcnenni
Last Post By: rcnenni 04-02-2013

SilabTech Wiki
Thread Starter: rcnenni
Last Post By: rcnenni 04-02-2013

Berkeley Design Automation White Papers
Thread Starter: Daniel Nenni
Last Post By: Daniel Nenni 03-31-2013

Verification Futures India 2013 : Quick recap
Thread Starter: gauravjalan
Last Post By: daniel_payne 03-31-2013

Are you maximizing your design performance by reducing your simulation design time?
Thread Starter: LancD
Last Post By: LancD 03-28-2013

How are you able to maintain high reliabilty across your product line?
Thread Starter: LancD
Last Post By: LancD 03-27-2013

What challenges do you experience the most in today's engineering landscape?
Thread Starter: LancD
Last Post By: LancD 03-25-2013

What power design issues do you experience with your PCB?
Thread Starter: LancD
Last Post By: LancD 03-22-2013

Mixed Signal Chip Design for Everyone - ViaDesigner.com
Thread Starter: rwender
Last Post By: rwender 03-26-2013

System Verilog : Which final is Final ?
Thread Starter: Asic With Ankit
Last Post By: simguru 03-21-2013

All times are GMT -7. The time now is 07:21 PM.

Copyright © 2012 SemiWiki.com. All rights reserved.

Legal / Sponsor Disclosure