Coming up are ANSYS/Apache seminars on Dimensions of Electronic Design. Watch the video where Arvind Shanmugavel gives some details about why you should attend. Probably most readers are in Silicon Valley, and the seminar here is on 18th at the Hyatt (next to Santa Clara convention center).The seminars are free to qualified attendees. However, seating is limited so you must sign up in advance. The registration page is here.
There are four seminars currently scheduled:
- Thursday October 11th at Sheraton Framingham MA. Detailed agenda.
- Thursday October 18th at Hyatt Regency Santa Clara CA. Detailed agenda.
- Wednesday October 24th at Manhattan Beach Marriott CA. Detailed agenda.
- Thursday November 1st at Hyatt Regency Austin TX. Detailed agenda.



Recent Apache Design Inc. Articles





Layout-based ESD Check Methodology with Fast, Full-chip Static and Macro-level Dynamic
daniel_payne 3 Days Ago