You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

  • The Front Page RSS Feed

    by Published on 04-18-2014 11:54 PM
    1. Categories:
    2. Semiconductor Design,
    3. Mentor,
    4. Events
    content/attachments/10771-slide1.jpg

    I was at EDPS in Monterey the last couple of days. It is one of the most interesting conferences to attend. Go next year since you already missed it this year. It is not big but the quality of the content is high. Historically the dinner in the middle is in the Monterey Yacht Club and there is a keynote speech. A few years ago it was me but this year there were two upgrades. eSilicon sponsored the dinner so we got some free wine and better food, ...
    by Published on 04-18-2014 06:11 PM
    1. Categories:
    2. Semiconductor Design,
    3. Docea Power
    content/attachments/10763-docea-power-esl-tool-flow.jpg

    At the recent DVcon there was a keen focus on design verification and validation. Much of the attention is on Logic/circuit design verification, UVM, and IP verification. At the system level functional verification has improved to comprehend complex hardware and software interaction using Virtual Platforms/SystemC and Transaction Level Model simulation that complements the software development and debug activities. The backend validation remains a complex task, which often delays successful product launch and adoption. Designs must ...
    by Published on 04-18-2014 02:30 PM
    1. Categories:
    2. Semiconductor Design,
    3. Cadence
    content/attachments/10770-sba.jpg

    The semiconductor design sizes, these days, can easily be of the order of several hundred millions of cells, adding into the complexity of verification. Amid ever growing design sizes, it’s a must that the timing verification is done accurately. Normally Static Timing Analysis (STA) is done to check whether all clocks and signals in the circuit at every stage are properly timed. While introducing ...
    by Published on 04-17-2014 04:30 PM
    1. Categories:
    2. Semiconductor IP,
    3. Arteris
    content/attachments/10769-cisco-common-ioe-platform-architecture.jpg

    In his recent blog on EETimes, Kurt Shuler of Arteris took a whimsical look at the hype surrounding the IoT, questioning the overall absence of practicality and a seemingly misplaced focus on use cases at the expense of a coherent architecture. I don’t think it is all that bleak, but when it comes to architecture, Kurt is right, and here is the case in terms of sensor clusters. ...
    by Published on 04-17-2014 11:00 AM
    1. Categories:
    2. Semiconductor IP,
    3. ARM,
    4. Cadence,
    5. CEVA,
    6. Imagination Technologies
    content/attachments/10767-arm-logo.jpg

    I think that the answer is pretty obvious, but the interesting point is to figure out which processor type, and which part of revenues, up-front license or royalties? One of my customers, let’s call him Mr. X, ask me to clarify this point. Mr. X has bought the excellent report from Gartner “Market Share: Semiconductor Design Intellectual Property, Worldwide, 2013” in which most of the IP vendors (at least all the large ...
    by Published on 04-17-2014 09:00 AM
    1. Categories:
    2. Semiconductor Manufacturers,
    3. GlobalFoundries
    content/attachments/10737-samsung-globalfoundries.jpg

    Had I not been briefed personally I may not have believed it. Samsung and GLOBALFOUNDRIES will work closely together on satisfying 14nm wafer demand while sharing Samsung's FinFET secret sauce. This tells me two things: Samsung has more 14nm design wins than I had originally reported and the new GF CEO is serious about the pure play foundry business which I had not reported, ...
    by Published on 04-16-2014 02:30 PM
    1. Categories:
    2. Semiconductor Design,
    3. Concept Engineering
    content/attachments/10755-cmd_ex.jpg

    In EDA arena we often find companies providing customization platforms along with the tools they offer to their customers. I admire such companies because they equip the end users of a tool to extend its functionality as they like according to their environment, thus increasing the designer productivity significantly. And I’m witness to some expert creative users of Cadence tools, during my job at Cadence, who made very powerful customized tools based on the SKILL scripting. What reminded me about ...
    by Published on 04-16-2014 06:00 AM
    1. Categories:
    2. Semiconductor Manufacturers,
    3. Intel
    content/attachments/10746-intelnot.jpg

    Intel announced their quarterly results today. Revenue was $12.8B, up 1% from a year ago with operating income of $2.5B also up 1% from last year.

    Since the future of the world is mobile and not desktop/laptop, the mobile results are the most interesting. Mobile sales fell 61% to $156M. This includes mobile products and anything Atom. They lost $929M in mobile, close enough to $1B for the headline to this blog. ...
    by Published on 04-16-2014 05:00 AM
    1. Categories:
    2. FPGA,
    3. Xilinx
    content/attachments/10743-adc_dac_fpga.jpg

    Last February Xilinx presented a prototype device at the 2014 IEEE international Solid-State Circuits Conference (ISSCC, titled “A Heterogeneous 3D-IC Consisting of Two 28nm FPGA Die and 32 Reconfigurable High-Performance Data Converters” and click here to get a copy of the paper. Let me just share the intro my dear reader…

    In this paper, we demonstrate an aggregate using sixteen 16-b DAC instances ...
    by Published on 04-16-2014 04:00 AM
    1. Categories:
    2. Semiconductor Manufacturers,
    3. Intel
    content/attachments/10741-new-intel-edison-module.jpg

    I was in a Twitter conversation over the weekend with some very smart people, and one of the discussion points was how slow and painful the formal standardization process can be. One suggestion was that IoT companies should “just do it”, creating specification-by-implementation. ...

    Page 1 of 10 1 2 3 4 5 6 7